

# **A Generic and Higher Order Model For High-Speed Test Interface Analysis and De-embedding**

Mike Li, Ph. D.  
Wavecrest



**WAVECREST**  
Be certain of the signal you send.

# Purposes

---

- Understand how will a transfer function impact the deterministic jitter (DJ) in a linear system
- Introduce a generic model for quantifying DJ for an I/O path
- Apply the linear system/generic model method to analyze and de-embed a high-speed tester interface/fixture



# Outline

---

- Overview of high-speed I/O testing path
- Review of existing analysis methods
- Introducing a generic, pole/zero based model/analysis method
- Simulation results of the new method
- Application of the generic method to tester high-speed I/O path analysis and de-embedding
- Conclusion



# Tester High-Speed I/O Path





Figure 1. A Typical ATE Setup

# Review of A Simple One-Pole System



# Limitations of The One-Pole Model

---

- *Cannot* handle dynamical aspects of the step response (I.e., ringing, damping, overshoot, undershoot etc.)
- *Does not* emulate most of the high-speed I/O paths
- Amplitude ISI effect is shielded



# What is Needed?: A Generic, N-pole, M-Zero Model


---

## Goals:

- Eliminate those limitations for the one-pole 1<sup>st</sup>-order model
- Scalable and generic
- Comprehensive and accurate



# Review of Linear System Theory :





# Review of Linear System Theory

## Cont :

---


$$H(s) = \int_{-\infty}^{\infty} h(t)e^{-st} dt$$

$$V_0(t) = h(t) * V_i(t) = \int_{-\infty}^{\infty} h(\tau)V_i(t-\tau)d\tau$$

$$V_0(s) = H(s)V_i(s)$$



# Independent and Cascade Linear System :



$$h(t) = h_1(t) * h_2(t) * \dots * h_n(t)$$

$$H(s) = H_1(s) \cdot H_2(s) \cdot \dots \cdot H_n(s)$$



# A Generic N-Pole, M-Zero Model

$$\begin{aligned} H(s) &= K \frac{s^M + a_{M-1}s^{M-1} + \dots + a_0}{s^N + b_{N-1}s^{N-1} + \dots + b_0} \\ &= K \frac{\prod_{m=1}^M (s + z_m)}{\prod_{n=1}^N (s - p_n)} \end{aligned}$$



# Requirements for a Generic Model



---

- It must be stable, i.e., all the poles are located on the left half of the  $S$ -plane, and the number of poles is  $\geq$  the number of zeros
- It must be causal, i.e., the region of convergence ( $ROC$ ) is right to the rightmost pole




# Case Study I: 1-Pole, 0-Zero (Time-domain)

1 Pole and No Zero



# Case Study I: 1-Pole, 0-Zero Cont.. (Frequency-domain)



1 Pole and No Zero



# Case Study II: 2-Pole, 0-Zero

(a) Under Damped



2 Poles and No Zero



# Case Study II: 2-Pole, 0-Zero Cont..

(b) Critically Damped

2 Poles and No Zero







# Case Study II: 2-Pole, 0-Zero Cont..


(c) Over Damped

2 Poles and No Zero




# Case Study II: 2-Pole, 0-Zero Cont..

2 Poles and No Zero



# Application to Tester DUT Path



# Modeling Setup

$$H_t(s) = H_{sys}(s) \bullet H_{dut}(s)$$



$$h_t(t) = L^{-1}(H_t(s)) = \frac{1}{2\pi j} \int_{\sigma - j\omega}^{\sigma + j\omega} H_t(s) e^{st} ds$$



$$V_o(t) = h_t(t) * V_i(t)$$



# Condition Settings

---


- $H_{\text{dut}}(s)$ : assumed to be a 1<sup>st</sup>-order (1-pole), this is the baseline
- $H_{\text{sys}}(s)$ : can be a 1<sup>st</sup>-order or a 2<sup>nd</sup>-order (1-pole, or 2-pole)
- $H_t(s)$ : will be a 2<sup>nd</sup>-order or a 3<sup>rd</sup>-order (2-pole or 3-pole)
- $V_i(t)$ : Datacom (K28.5, PRBS, CJTPAT) testing patterns



# DUT Baseline Eye-Diagram

- $V_i(t)$ : K28.5,  $H_{dut}(s)$ : 1<sup>st</sup>-order ( $\sim 1$  UI Settling)


1 Pole and No Zero



# Effects of “Bandwidth”

- $V_i(t)$ : K28.5,  $H_{\text{dut}}(s)$ : 1<sup>st</sup> –order ( $\sim 1$  UI settling),  
 $H_{\text{sys}}(s)$ : 1<sup>st</sup> –order ( $\sim 2$  UI settling)

2 Poles and No Zero




$V_o(t)$  eye-diagram

# Effects of Ringing

- $V_i(t)$ : K28.5,  $H_{\text{dut}}(s)$ : 1<sup>st</sup> –order ( $\sim 1$  UI settling),  
 $H_{\text{sys}}(s)$ : 2<sup>nd</sup> –order ( $\sim 2$  UI settling)

3 Pole and No Zero



$V_o(t)$  eye-diagram



# Summary Table for “Bandwidth” and Ringing Effects


	DUT	Effect of Tester “Bandwidth”		Effect of Tester Ringing	
		Total	Tester Induced	Total	Tester Induced
Timing ISI (UI)	0.0014	0.015	0.014	0.0013	-0.001
Voltage ISI (UA)	0.041	0.11	0.11	0.095	0.07



# Effects of Data Pattern: K28.5

- $V_i(t)$ : K28.5,  $H_{\text{dut}}(s)$ : 1<sup>st</sup> – order ( $\sim 1$  UI settling),  
 $H_{\text{sys}}(s)$ : 2<sup>nd</sup> –order ( $\sim 8$  UI settling)

3 Pole and No Zero




$V_o(t)$  eye-diagram

# Effects of Data Pattern: PRBS2<sup>10</sup>-1

- $V_i(t)$ : PRBS2<sup>10</sup>-1,  $H_{\text{dut}}(s)$ : 1<sup>st</sup> – order ( $\sim 1$  UI settling),  $H_{\text{svs}}(s)$ : 2<sup>nd</sup> –order ( $\sim 8$  UI settling)

3 Pole and No Zreo




$V_o(t)$  eye-diagram

# Effects of Data Pattern: CJTPAT

- $V_i(t)$ : PRBS2<sup>10</sup>-1,  $H_{\text{dut}}(s)$ : 1<sup>st</sup> – order ( $\sim 1$  UI settling),  $H_{\text{sys}}(s)$ : 2<sup>nd</sup> –order ( $\sim 8$  UI settling)

3 Pole and No Zreo




$V_o(t)$  eye-diagram

# Summary Table for Different Pattern Effects

	<b>K28.5</b>	<b>PRBS 2<sup>10</sup>-1</b>	<b>CJTPAT</b>
<b>Timing ISI (UI)</b>	<b>0.14</b>	<b>0.26</b>	<b>0.26</b>
<b>Voltage ISI (UA)</b>	<b>0.86</b>	<b>0.91</b>	<b>0.91</b>




# Tester Path Impacts De-embedding



$$\otimes^{-1} h_{sys}(t)$$



De-embedding



# Summary and Conclusion

---

- A generic Nth-order (or N-pole, M-zero) model is established
- The generic model eliminates all the limitations of the simple, commonly used 1st – order (1-pole) model (see references in the paper)
- Scalability and completeness aspects of the generic model are demonstrated
- Application of the generic model in Datacom Tester I/O path is illustrated
- A tester path effect de-embedding is presented

